

**Notice of References Cited**

Application/Control No.

09/694,433

Applicant(s)/Patent Under  
Reexamination  
READ ET AL.

Examiner

Chun Cao

Art Unit

2185

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,442,746	08-2002	James et al.	716/14
	B	US-6,314,522	11-2001	Chu et al.	713/322
	C	US-6,304,824	10-2001	Bausch et al.	702/64
	D	US-6,279,048	08-2001	Fadavi-Ardekani et al.	710/15
	E	US-6,272,642	08-2001	Pole et al.	713/300
	F	US-6,202,104	03-2001	Ober, Robert Edmond	710/18
	G	US-5,933,649	08-1999	Lim et al.	713/322
	H	US-5,894,577	04-1999	MacDonald et al.	710/260
	I	US-5,884,049	03-1999	Atkinson, Lee W.	710/303
	J	US-5,825,674	10-1998	Jackson, Robert T.	713/321
	K	US-5,560,020	09-1996	Nakatani et al.	713/322
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	409185589A	07-1997	JPO	Kato	
	O	0501655A2	02-1992	EPO	Suzuki et al.	
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Madhav P. Desai et al., "Sizing of Clock Distribution Networks for high Performance CPU Chips" Digital Equipment Corporation 1996, pp 389-394.
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.